Wyniki 1-2 spośród 2 dla zapytania: authorDesc:"Fazida Hanim Hashim"

Design and analyses of a low power linear voltage regulator in 0.18um CMOS process DOI:10.12915/pe.2014.05.045

Czytaj za darmo! »

Linear voltage regulator is inevitable in most electronic systems and demands low power and low area. A low dropout (LDO) linear voltage regulator is proposed in this paper by utilizing Current Feedback Amplifier (CFA) technology. The design achieves low power and low area by reducing the internal compensation capacitor and resistors. The simulated result shows that the design consumes only 567.1370pW which is 35% less than the reference circuit. The design also achieves low area and higher gain. Streszczenie. W artykule omówiono liniowy regulator napięcia wykorzystujący koncepcję LDO (low dropout ). Układ wykorzystuje wzmacniacz z prądowym sprzężeniem zwrotnym CFA I technologię CMOS. Zrealizowano układ pobierający o 35% mniej energii niż układy znane z literatury. Projekt i analiza regulatora napięcia o małym poborze mocy wykonanego w technologii CMOS 0.18 m Keywords: CMOS, low dropout, voltage regulator. Słowa kluczowe: regulator napięcia, low dropout, technologia CMOS doi:10.12915/pe.2014.05.45 Introduction System on Chip (SoC), modern communication systems including Wireless Local Area Network (WLAN), Radio Frequency Identification (RFID) etc are becoming increasingly popular day by day [1-4]. These systems demands low cost, high integrability and small size [5,6]. Power management is an essential device in these systems. Over-load protection, over-heat shield, stabilization, low power and low area are the essential features of the power management devices to assure the correct operation of these systems [7]. The rapid advancement of Complementary Metal Oxide Semiconductor (CMOS) technology allows power management devices to achieve these criteria [8-10]. LDO linear voltage regulator is widely used in power management devices [11]. LDOs are one of the most critical modules as it is able to provide a nearly constant DC voltage for all the electronic systems. To regulate the performance (line and load regulation) t[...]

Evolution of Low Drop Out Voltage Regulator in CMOS Technologies DOI:10.15199/48.2015.12.06

Czytaj za darmo! »

The demand for low voltage devices has initiated the development of Low Drop Out (LDO) regulator in manifold. This paper presents a review of various LDO frameworks that have been implemented in CMOS technologies and the impact of frameworks related to the parameters of the LDO. The LDO architecture is evaluated through its Power Supply Rejection (PSR) and transient response performance. The transient response performance mostly depends on the added buffer and the PSR performance depends on the pass device capacitance and the LDO loop gain. \ Streszczenie. W artykule przedstawiono przegląd rozwiązań układów LDO (Low Drop Pout) w technologii CMOS. Przedstawiono także rozwiązania typu PSR - Power Supply Rejection. Analizowano dynamikę tych układów. Tendencje rozwojowe układów LDO (Low Drop Out) w technologii CMOS Keywords: CMOS, Low Drop Out (LDO) Regulator, Power Supply Rejection (PSR), transient response. Słowa kluczowe: układy LDO - Low Drop Out, technologia CMOS. Introduction Power supply is one of the most vital modules in any electronic devices such as smart phones, tablet PCs, camera, MP3 player, Personal Data Assistant (PDA), Radio Frequency Identification (RFID) etc. [1-3]. Due to the rapid increasing demand for portable devices the use of efficient power management systems to prolong battery life cycle and operating time for device is becoming the most important factor [4-9]. A linear regulator is a popular power supply which is an inductor-less, ripple-less and low-noise power converter with a bulk line frequency transformer [10]. In the 1970s, the linear regulators have been implemented in BJT technology and are referred as the “20 kHz revolution" [7, 10]. However, the power efficiency was not sufficient for low-power operations as the ground current was load-current dependent and the dropout voltage was large [11]. In the 1980s, the power MOSFET appeared as the dominant power device due to its high-switching freq[...]

 Strona 1